



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/973,058 | 10/10/2001 | Toshio Sakurai | 35.C15866 | 5036 |

5514 7590 09/06/2006

FITZPATRICK CELLA HARPER & SCINTO
30 ROCKEFELLER PLAZA
NEW YORK, NY 10112

EXAMINER

MILIA, MARK R

| | |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2625

DATE MAILED: 09/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/973,058

Applicant(s)

SAKURAI, TOSHIO

Examiner

Mark R. Milia

Art Unit

2625

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 May 2006 and 26 June 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 and 14-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 and 14-16 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/23/06 and 6/26/06 has been entered. Currently, claims 1-12 and 14-16 are pending.

Response to Arguments

2. Applicant's arguments with respect to claims 1-12 and 14-16 have been considered but are moot in view of the current amendments to the claims and therefore a new ground(s) of rejection will be made.

Claim Rejections - 35 USC § 103

3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

4. Claims 1-8, 10, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wakasugi (US 5961616) in view of U.S. Patent No. 5818603 to Motoyama.

Regarding claims 1 and 6, Wakasugi discloses an interface apparatus and information processing method for inputting information from an external apparatus, comprising: a first circuit for, in a case where there is a change in information input from the external apparatus, fetching the information after an elapse of a predetermined time (see Figs. 10-12 and column 11 lines 17-47) and a second circuit for invalidating a sequence of data that is detected as being noise by the change in the input signal over a certain period of time (see column 12 lines 14-27 and column 12 line 42-column 13 line 4).

Wakasugi does not disclose expressly a second circuit for, determining whether the information fetched by the first circuit matches a protocol of the information input from the external apparatus, and when the information fetched by the first circuit is matched with the protocol of the information input from the external apparatus, outputting the fetched information, wherein when the information fetched by the first circuit is not matched with the protocol of the information input from the external apparatus, the second circuit does not output the fetched information.

Motoyama discloses a second circuit for, determining whether the information fetched by the first circuit matches a protocol of the information input from the external apparatus, and when the information fetched by the first circuit is matched with the protocol of the information input from the external apparatus, outputting the fetched

information, wherein when the information fetched by the first circuit is not matched with the protocol of the information input from the external apparatus, the second circuit does not output the fetched information (see Figs. 11A and 11B and column 11 lines 6-49).

Regarding claims 5 and 10, Wakasugi discloses a first circuit for, when the inputted information is information which was changed within a predetermined time, invalidating said information (see Figs. 10-12 and column 11 lines 17-47) and a second circuit for invalidating a sequence of data that is detected as being noise by the change in the input signal over a certain period of time (see column 12 lines 14-27 and column 12 line 42-column 13 line 4).

Wakasugi does not disclose expressly a second circuit for, determining whether the information fetched by the first circuit matches a protocol of the information input from the external apparatus, and when the information fetched by said first circuit is matched with the protocol of the information input from the external apparatus, outputting the fetched information, wherein, when the information fetched by the first circuit is not matched with the protocol of the information input from the external apparatus, the second circuit does not output the fetched information, and a printer engine for printing the information output by the second circuit.

Motoyama discloses a second circuit for, determining whether the information fetched by the first circuit matches a protocol of the information input from the external apparatus, and when the information fetched by said first circuit is matched with the protocol of the information input from the external apparatus, outputting the fetched information, wherein, when the information fetched by the first circuit is not matched

Art Unit: 2625

with the protocol of the information input from the external apparatus, the second circuit does not output the fetched information (see Figs. 11A and 11B and column 11 lines 6-49), and a printer engine for printing the information output by the second circuit (see Fig. 1, column 3 lines 56-57, column 7 lines 33-49, and column 8 lines 36-44).

Regarding claim 14, Wakasugi discloses a data change detector for detecting a change in information input from the external apparatus and outputting a reset upon the detection of the change (see Fig. 10 (10) and column 3 line 65-column 4 line 10), a timer for inputting the reset output by said change detector and outputting a trigger after the elapse of a predetermined time from the input of the reset (see Fig. 12 and column 12 lines 14-65), a data latch for inputting the trigger output by said timer and fetching information upon the input of the trigger (see Fig. 10, column 9 lines 40-63, and column 10 line 61-column 11 line 16), and a logical filter for invalidating a sequence of data that is detected as being noise by the change in the input signal over a certain period of time (see column 12 lines 14-27 and column 12 line 42-column 13 line 4).

Wakasugi does not disclose expressly a logical filter for determining whether the information fetched by the latch matches a protocol of the information input from the external apparatus, and when the information fetched by said latch is matched with the protocol information input from the external apparatus, outputting the fetched information, and wherein, when the information fetched by said latch is not matched with the protocol of the information input from the external apparatus, said logical filter does not output the fetched information.

Motoyama discloses a logical filter for determining whether the information fetched by the latch matches a protocol of the information input from the external apparatus, and when the information fetched by said latch is matched with the protocol information input from the external apparatus, outputting the fetched information, and wherein, when the information fetched by said latch is not matched with the protocol of the information input from the external apparatus, said logical filter does not output the fetched information (see Figs. 11A and 11B and column 11 lines 6-49).

Wakasugi & Motoyama are combinable because they are from the same field of endeavor, data monitoring and transmission.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to combine the matching of a protocol as criteria to output or not output data, as described by Motoyama, with the system of Wakasugi.

The suggestion/motivation for doing so would have been to ensure the ability to properly communicate data between a host apparatus and an output device (i.e. printer).

Therefore, it would have been obvious to combine Motoyama with Wakasugi to obtain the invention as specified in claims 1, 5-6, 10, and 14.

Regarding claims 2 and 7, Wakasugi further discloses a data change detector for outputting a reset in the case where there is a change in the information input from the external apparatus (see Fig. 10 (10) and column 3 line 65-column 4 line 10), a timer for inputting the reset output by the change detector and outputting a trigger after the

Art Unit: 2625

elapse of a predetermined time from the input of the reset (see Fig. 12 and column 12 lines 14-65), a data latch for inputting the trigger output by said timer and fetching the information (see Fig. 10, column 9 lines 40-63, and column 10 line 61-column 11 line 16).

Regarding claims 3 and 8, Motoyama further discloses wherein the external apparatus forms information such that information is non-continuous information (see column 4 lines 15-19, column 6 line 63-column 7 line 3, column 7 line 24-column 8 line 44, and column 11 lines 6-49).

Regarding claim 4, Wakasugi further discloses wherein the information which is inputted from the external apparatus is inputted to the first circuit and the information fetched by said first circuit is input to the second circuit (see Fig. 10 and column 11 line 17-column 12 line 65).

5. Claims 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto (US 5831683) in view of Motoyama.

Regarding claim 15, Matsumoto discloses an interface apparatus for inputting information from an external apparatus, comprising: a timer for timing a predetermined time (see Fig. 1 and column 4 lines 22-39) and a comparator for making a comparison between a length of a low level state in input information input from the external apparatus within the predetermined time timed by said timer, and a length of a high level state in the input information within the predetermined time, and for outputting a low level signal if the comparison shows that the length of the low level state is longer

Art Unit: 2625

than the length of the high level state, and outputting a high level signal if the comparison shows that the length of the high level state is longer than the length of the low level state (see Figs. 1, 4, and 5 and column 5 line 23-column 6 line 23).

Matsumoto does not disclose expressly a logical filter for determining whether information indicated by the signal output by said comparator matches a protocol of the information input from the external apparatus, and when the information indicated by the signal by said comparator is matched with the protocol of the information input from the external apparatus, outputting the indicated information, and wherein, when the information indicated by the signal output by said comparator is not matched with the protocol of the information input from the external apparatus, said logical filter does not output the indicated information.

Motoyama discloses a logical filter for determining whether information indicated by the signal output by said comparator matches a protocol of the information input from the external apparatus, and when the information indicated by the signal by said comparator is matched with the protocol of the information input from the external apparatus, outputting the indicated information, and wherein, when the information indicated by the signal output by said comparator is not matched with the protocol of the information input from the external apparatus, said logical filter does not output the indicated information (see Figs. 11A and 11B and column 11 lines 6-49).

Matsumoto & Motoyama are combinable because they are from the same field of endeavor, comparison of data for device control.

Art Unit: 2625

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to combine the matching of a protocol as criteria to output or not output data, as described by Motoyama, with the system of Wakasugi.

The suggestion/motivation for doing so would have been to ensure the ability to properly communicate data between a host apparatus and an output device (i.e. printer).

Therefore, it would have been obvious to combine Motoyama with Matsumoto to obtain the invention as specified in claim 15.

Regarding claim 16, Matsumoto further discloses wherein said timer outputs a trigger after an elapse of the predetermined time from a delimiter existing in the input information, and said comparator inputs the trigger and makes the comparison in accordance with the trigger (see Fig. 1, column 4 lines 22-39, and column 4 line 62-column 6 line 23).

6. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wakasugi and Motoyama as applied to claim 6 above, and further in view of Chapman (US 6175603).

Wakasugi discloses the use of logic and logic filters in the execution of the invention (see column 11 line 17-column 12 line 65).

Wakasugi and Motoyama do not disclose expressly wherein the first step is executed by a glitch noise filter.

Chapman discloses the use of glitch noise filters to filter data information (see column 1 lines 36-59 and column 7 lines 44-53).

Wakasugi, Motoyama, & Chapman are combinable because they are from the same field of endeavor, detection and processing of changes in transmitted information.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to combine the use of a glitch noise filter as described by Chapman with the system of Wakasugi and Motoyama.

The suggestion/motivation for doing so would have been to accurately filter noise signals from incoming information.

Therefore, it would have been obvious to combine Chapman with Wakasugi and Motoyama to obtain the invention as specified in claim 9.

7. Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wakasugi and Motoyama as applied to claims 1 and 6 above, and further in view of Slechta (US 6453272).

Wakasugi and Motoyama do not disclose expressly wherein, if the fetched information continuously repeats a same value, said second circuit skips the fetched information.

Slechta discloses wherein, if the fetched information continuously repeats a same value, said second circuit skips the fetched information (see Fig. 3, column 1 lines 50-52, and column 5 line 62-column 6 line 16, reference shows that when a signal exceeds a predetermined noise threshold a noise filtering process is performed,

Art Unit: 2625

otherwise the signal is passed unchanged, analogous to the skipping of information that is being repeated).

Wakasugi, Motoyama, & Slechta are combinable because they are from detection and processing of changes in transmitted information.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to combine the skipping of continuous information repeating a same value, as described by Slechta, with the system of Wakasugi and Motoyama.

The suggestion/motivation for doing so would have been to accurately suppress spurious noise, such as input glitches, without introducing artifacts of conventional low-pass filters (see column 1 lines 42-44 of Slechta), while allowing continuous data to flow quickly and accurately when no noise is present.

Therefore, it would have been obvious to combine Slechta with Wakasugi and Motoyama to obtain the invention as specified in claims 11 and 12.

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. To further show the state of the art refer to the attached Notice of References Cited.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mark R. Milia whose telephone number is (571) 272-7408. The examiner can normally be reached M-F 8:00am-4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Twyler M. Lamb can be reached at (571) 272-7406. The fax number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Mark R. Milia
Examiner
Art Unit 2625

MRM


JOSEPH R. POKRZYWA
PRIMARY EXAMINER